



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

HJ

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/533,723	05/03/2005	Kam Choon Kwong	SG 020030	7797
24737	7590	08/10/2006	EXAMINER	
PHILIPS INTELLECTUAL PROPERTY & STANDARDS			LEVI, DAMEON E	
P.O. BOX 3001			ART UNIT	PAPER NUMBER
BRIARCLIFF MANOR, NY 10510			2841	

DATE MAILED: 08/10/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/533,723	KWONG ET AL.	
	Examiner Dameon E. Levi	Art Unit 2841	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 07/27/2006 (RCE).
 2a) This action is **FINAL**. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-8 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-8 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 03 May 2005 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, Applicant's submission filed on 07/27/2006 has been entered. The Office Action follows below.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-6 are rejected under 35 U.S.C. 102(b) as being anticipated by Noji et al US Patent 4494095.

Regarding claim 1, Noji et al discloses a device comprising:

a frame(element 11, Figs 1-12) provided with an outer side wall and leg sections(element 11a, Figs 1-12) extending from said walls, and a printed circuit board(element 10, Figs 1-12) having a plurality of spaced holes(element 10h, Figs 1-12), said leg sections extending through respective holes and being soldered to said printed circuit board so as to couple said frame to said printed

circuit board, said printed circuit board having a part provided with at least one of said spaced holes and extending through said outer side wall(see elements 11, 11a, see protruding part of element 10 at vicinity of element 10a, Fig 4).

Regarding claim 2, Noji et al discloses wherein said outer side wall is provided with at least one cut-out part, in which said leg section is located and through which said part of said printed circuit board extends upon coupling said frame to said printed circuit board(see cut-out between elements 11a, Figs 1-12).

Regarding claim 3, Noji et al discloses wherein said frame further comprises a plurality of outer side walls each provided with respective leg sections, said leg sections extending through respective holes located in respective parts of the printed circuit board, which extend through said outer side walls(see elements 11, 11a, 10a, figs 1-12).

Regarding claim 4, Noji et al discloses wherein said frame further comprises one or more inner walls bridging said outer side wall and provided with respective leg sections(see elements 12, 12a, respectively, Figs 1-12).

Regarding claim 5, Noji et al discloses wherein said printed circuit board frame(elements 10, Figs 1-12) comprises inner and outer parallel surfaces delimited by said outer side wall and having one or more second throughgoing holes(elements 10b, Figs 1-12) of said plurality of spaced holes, said throughgoing holes being configured to respective leg sections(elements 12a, Figs 1-12) of said frame upon coupling said frame to said printed circuit board.

Regarding claim 6, Noji et al discloses wherein said printed circuit board extends perpendicularly to the outer side wall of said frame upon coupling said frame to said printed circuit board(see elements 11, see protruding part of element 10 at vicinity of element 10a, Fig 4).

Claims 7 and 8 are rejected under 35 U.S.C. 102(b) as being anticipated by Ito et al US Patent 4325103.

Regarding claim 7, Ito et al discloses a device comprising:
a frame (elements 11, Figs 4-17) provided with a side wall(elements 12, Figs 4-17) ;
and, a printed circuit board(elements 3, Figs 4-17) having a plurality of spaced peripheral extensions(elements 35a,b, 36a,b, 37a,b, Figs 4-17) , said side wall of said frame and said peripheral extensions comprising respective formations engaging one another upon coupling said frame to said printed circuit board,
wherein the peripheral-extensions extend through the side wall(elements 35a,b, 36a,b, 37a,b, Figs 14a-14d).

Regarding claim 8, Ito et al discloses wherein the formations include a plurality of holes and a plurality of leg sections to extend through the holes upon coupling said frame to said printed circuit board(elements 31a, 31b, 513a,513b, Figs 7a-14c).


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dameon E. Levi whose telephone number is (571) 272-2105. The examiner can normally be reached on Mon.-Fri. (9:00 - 5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on (571) 272-1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Dameon E Levi
Examiner
Art Unit 2841

DEL


KAMAND CUNEOP
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800